Synopsys.com

China 简体中文 Japan 日本语 United States English
International Office Locations

^SEP 02	Synposium. A Synopsys Virtual Event Online
^SEP 08	VCS Coverage Driven Verification Webinar
^SEP 09	Analog IP into Digital SoC for Broadband Communication Webinar
^SEP 13	SPIE Photomask Technology Monterey, CA
^SEP 14	Extraction at 28nm with StarRC Webinar
^SEP 15	Verification For Low Power Using ESP-CV Webinar
^SEP 21	SNUG Boston Boston, MA
View all events
View all webinars
View all seminars

Take Control of Your Design With the Lynx Design System

Multi-Gigabit Signal Integrity Analysis with HSPICE

Manufacturing-Aware Routing at 32/28nm

Accurate Power Analysis of Low Power Techniques Using PrimeTime PX

Simulation of Power Devices with TCAD Sentaurus

The Next Generation of Ethernet: How New IEEE Standards Enable Energy Efficiency & Quality-of-Service

New! Accelerate Product Ramp
Learn about TetraMAX ATPG and Yield Explorer form a complete solution for volume diagnostics

New! Advanced Low Power Techniques
Quick overview and glossary reference

Universal DDR Controllers
Low latency, low gate count Memory and Protocol Controller IP with a DFI 2.1 compliant interface

Lynx Design System
Take Control of Your Design Schedule

Synphony - High Level Synthesis
An efficient path from algorithm concept to silicon

Synopsys Careers

Investor Relations

SolvNet Online Support

Synopsys Users Group

© 2010 Synopsys, Inc. All Rights Reserved.