INTERNATIONAL WEBSITES
|
SOLVNET
China
简体中文
Japan
日本语
United States
English
International Office Locations
Home
IP
Articles
Articles
1
|
2
|
3
Next
ChipEstimate.com: When Once Is Not Enough - Technology Choices for Few- and Multiple-Time Programmable Non-Volatile Memory
Jan 10, 2012
Synopsys Insight: Next-Generation Low-Power Data Converters for High-Performance Communication Applications
Dec 07, 2011
Synopsys Insight: Building Low-Power, High-Performance Mobile SoCs with Complete MIPI Solutions
Dec 06, 2011
System-Level Design Community: Build It Faster
Nov 17, 2011
System-Level Design Community: Make Vs. Buy
Nov 16, 2011
EETimes Audio Design: Simple ways to manage different clock frequencies of audio codecs
Oct 27, 2011
SemiWiki: SuperSpeed USB finally take off! Synopsys claim over 40 USB 3.0 IP sales'
Oct 06, 2011
IEEE Circuits and Systems Magazine: Clock Jitter Effects on Sampling: a Tutorial
Sep 19, 2011
ChipDesign: Wide I/O's Impact On Memory
Sep 14, 2011
ChipDesign: Analog Inside: The Evolving Analog Interface for Wireless-Communications Modems
Aug 18, 2011
ChipEstimate.com: Breaking the Power Dissipation Barrier with High-Performance Data Converters
Aug 16, 2011
EDN: SOCs: IP is the new abstraction
Aug 14, 2011
ChipEstimate.com: Going Retro - IP Needs at 180-nm
Jul 19, 2011
EETimes: Improving Today's Multimedia Products with 3rd Party Audio Solutions
May 25, 2011
Chip Design: The Mobile-Electronics Vehicle of the Future
Apr 18, 2011
Planet Analog: Analog IP for multimedia SoCs: an eye on a world of essential analog features
Mar 22, 2011
Chip Design: Analog Circuits Benefit from Scaling Trends
Mar 21, 2011
ChipEstimate.com: PCI Express 3.0: A Protocol in Transition
Mar 15, 2011
Gabe on EDA: What's next in semiconductor IP?
Dec 16, 2010
ChipEstimate.com: How the Next-Generation of Camera and Display Interfaces Impact Mobile Electronics
Dec 07, 2010
Chip Design: Facing up to the challenges of SoC integration
Dec 06, 2010
Embedded Computing Design: Embedding flexible analog interface IP into digital SoCs
Nov 13, 2010
Test & Measurement World: Synopsys debuts DesignWare STAR ECC IP
Nov 06, 2010
Chip Design: Virtual SoC as a rapid prototyping platform for software development in embedded systems
Oct 28, 2010
1
|
2
|
3
Next
Success Story
DisplayLink Achieves First-Pass Silicon Success
Webinar
ARC Android - Making Android Affordable Anywhere
WHITE PAPER
Unleash the Performance Benefits of Sigma-Delta ADCs into Your SoC
White Paper
Protect your Electronic Wallet against Hackers: Securing Critical Data in Consumer and Multimedia Mobile Devices with NFC technology using NVM IP
WHITE PAPER
Addressing Power and Speed Requirements of Mobile Devices with Data Converter IP
Contact us
Search Tools
Search for IP
Analog IP Selector
Memory & Logic IP Selector
News
Synopsys Awarded TSMC's Interface IP Partner of the Year
Synopsys' DesignWare Audio IP Achieves First-Pass Silicon Success in Leading....
UMC and Synopsys Collaborate to Develop DesignWare IP for 28-nanometer Technology
Synopsys' DesignWare SuperSpeed USB 3.0 IP Achieves More Than 40 Design Wins
Synopsys' DesignWare STAR Memory System Shipped in 1 Billion Chips
Synopsys Announces Immediate Availability of Reprogrammable Non-Volatile Memory....
Synopsys' DesignWare SATA 6Gb/s IP Solutions Receive SATA-IO Certification
More
All Synopsys News
Articles
ChipEstimate.com: When Once Is Not Enough - Technology Choices for Few- and Multiple-Time Programmable Non-Volatile Memory
Synopsys Insight: Next-Generation Low-Power Data Converters for High-Performance Communication Applications
Synopsys Insight: Building Low-Power, High-Performance Mobile SoCs with Complete MIPI Solutions
System-Level Design Community: Build It Faster
System-Level Design Community: Make Vs. Buy
EETimes Audio Design: Simple ways to manage different clock frequencies of audio codecs
SemiWiki: SuperSpeed USB finally take off! Synopsys claim over 40 USB 3.0 IP sales'
More
Blogs
The Sound Room
Configurable Thoughts
USB IP Blog: To USB or Not to USB
The Eyes Have it: A Mixed-Signal IP Blog
On the Move: MIPI IP Blog
More
Success Stories
Synopsys and DisplayLink - DisplayLink Achieves First-Pass Silicon Success with DesignWare SuperSpeed USB 3.0 IP
Synopsys and Global Unichip - GUC Meets Aggressive Time-to-Market Deadlines for Multiple Mobile Multimedia SoCs using DesignWare IP
Wilocity Teams with Synopsys - Synopsys Professional Services Integrates DesignWare IP for 65nm Wireless PCI Express Design
Verayo Achieves First-Pass Silicon Success for RFID Security IC with DesignWare AEON NVM IP
SiS Meets High-Performance, Low-Power Goals for HDTV Chipset with DesignWare Video AFE and Audio IP
Altair Meets Power and Performance SoC Goals for LTE and WiMAX applications with DesignWare Data Converter IP
ST Meets High Analog Performance and Low Power Goals for STM32 Microcontrollers with DesignWare Data Converter IP
More
White Papers
Unleash the Performance Benefits of Sigma-Delta ADCs into Your SoC: IP supports cellular communications, sensors and measurement markets
Protect Your Electronic Wallet Against Hackers: Securing Critical Data in Consumer and Multimedia Mobile Devices with NFC technology using Non-volatile Memory IP
Shrinking SoC Design Cycles Using DesignWare Intellectual Property
Addressing Power and Speed Requirements of Mobile Devices with Data Converter IP
Reality Check: A Guide to Understanding Optimized Processor Cores
Simple Ways to Manage Different Clock Frequencies of Audio Codecs
Demystifying Non-volatile Memory IP: Selecting the Right NVM IP for SoC Designs Targeting Wireless, Analog, Micro-electro-mechanical Systems and Security Applications
More
Webinars
Reliability & Qualification of MTP NVM IP Webinar-China
DesignWare ARC EM 32-bit Processor Family
Designing AMBA-based SoCs with a PCI Express Interface
Chinese: Build low-power, high-performance SoCs - MIPI
Reliability and Qualification of MTP NVM IP
Embedded Memory Test and Repair Solution
Use MIPI IP to build low–power, high-performance SoCs
More
Videos
Synopsys DesignWare SATA 6 Gb/s AHCI Host Controller and PHY
Synopsys DesignWare PCI Express 3.0 with LeCroy Protocol Test Suite
Synopsys USB 3.0 Host and PHY Interop with USB devices of all speeds
DisplayLink demonstrates chip with Synopsys USB 3.0 & HDMI IP
Synopsys USB 3.0 Host, Device, and PHY SuperSpeed USB performance
Why buy IP from an IP supplier with lots of customers?
Synopsys Demonstrates DesignWare STAR Silicon Browser IP for Embedded Memory Test and Repair
More
Newsletters
Current Issue
Archives
More
Documentation
Low Power IP
Eclypse Low Power Solution
myDesignWare Subscriptions
IP Reuse Tools
IP OEM Program
Vertical Markets
Virage Interface IP Support
© 2012 Synopsys, Inc. All Rights Reserved.
Contact us
|
Locations
|
Privacy
|
Legal
|
RSS